

1 CLAIMS

2 1. An apparatus that uses pseudo-differential voltage signaling,  
3 comprising:

4 a reference receiver that receives an undistributed reference voltage and in  
5 response produces a buffered voltage that is derived at least in part from the  
6 undistributed reference voltage;

7 signal receivers associated respectively with a plurality of signal voltages;

8 wherein an individual signal receiver receives both its associated signal  
9 voltage and the buffered voltage, and;

10 wherein said individual signal receiver evaluates its associated signal  
11 voltage and the buffered voltage to produce an output voltage.

12  
13 2. An apparatus as recited in claim 1, wherein said individual signal  
14 receiver evaluates by comparing the associated signal voltage and the buffered  
15 voltage to produce an output voltage.

16  
17 3. An apparatus as recited in claim 1, wherein the buffered voltage is the  
18 difference between the undistributed reference voltage and a distributed reference  
19 voltage.

20  
21 4. An apparatus as recited in claim 1, wherein the buffered voltage is  
22 proportional to the undistributed reference voltage.

1        5.    An apparatus as recited in claim 1, wherein the buffered voltage  
2 represents the noise of the signal voltages relative to the undistributed reference  
3 voltage.

4  
5        6.    An apparatus as recited in claim 1, wherein the reference receiver  
6 also receives a distributed reference voltage that is received by the signal  
7 receivers, wherein the reference receiver is responsive to the distributed reference  
8 voltage and the undistributed reference voltage to produce the buffered voltage.

9  
10       7.    An apparatus as recited in claim 1, wherein the reference receiver  
11 also receives a distributed reference voltage that is received by the signal  
12 receivers, wherein the reference receiver compares the distributed reference  
13 voltage and the undistributed reference voltage to produce the buffered voltage.

14  
15       8.    An apparatus as recited in claim 1, wherein the reference receiver  
16 also receives a distributed reference voltage that is received by the signal  
17 receivers, wherein the reference receiver compares the distributed reference  
18 voltage and the undistributed reference voltage to produce the buffered voltage,  
19 the buffered voltage representing the difference between the distributed reference  
20 voltage and the undistributed reference voltage.

21  
22       9.    An apparatus as recited in claim 1, further comprising:  
23       a plurality of signal buffers that receive the signal voltages and in response  
24 produce buffered signal voltages, wherein each buffered signal voltage is subject  
25 to a signal capacitance;

1 the buffered voltage being subject to a reference capacitance that is  
2 significantly greater than the signal capacitance;

3 each of the signal buffers having a first electrical current capacity;

4 the reference receiver having a second electrical current capacity that is  
5 greater than the first electrical current capacity by a ratio equal to the ratio of the  
6 reference capacitance to the signal capacitance.

7  
8 **10.** An apparatus as recited in claim 1, further comprising:

9 a plurality of signal buffers that receive the signal voltages and in response  
10 produce buffered signal voltages, wherein each buffered signal voltage is subject  
11 to a signal capacitance;

12 the buffered voltage being subject to a reference capacitance that is  
13 significantly greater than the signal capacitance;

14 each of the signal buffers having a first electrical current capacity;

15 the reference receiver having a second electrical current capacity that is  
16 greater than the first electrical current capacity by a ratio equal to the ratio of the  
17 reference capacitance to the signal capacitance; and

18 wherein the reference receiver and the signal buffers are source-followers.

19  
20 **11.** An apparatus as recited in claim 1, further comprising:

21 a plurality of signal buffers that receive the signal voltages and in response  
22 produce buffered signal voltages.

1       **12.**     An apparatus as recited in claim 1, further comprising:  
2       a plurality of signal buffers that receive the signal voltages and in response  
3       produce buffered signal voltages;  
4       wherein the reference receiver and the signal buffers are source-followers.

5  
6       **13.**     An apparatus as recited in claim 1, wherein the reference receiver  
7       has a unity gain.

8  
9       **14.**     An apparatus as recited in claim 1, wherein:  
10      the signal voltage has associated input capacitance and inductance that  
11      result in a resonant input frequency;  
12      the reference receiver has a bandwidth that is significantly greater than the  
13      resonant input frequency.

14  
15      **15.**     An apparatus as recited in claim 1, wherein:  
16      the signal voltage has associated input capacitance and inductance that  
17      result in a resonant input frequency;  
18      the reference receiver has a bandwidth of at least ten times the resonant  
19      input frequency.

20  
21      **16.**     An apparatus as recited in claim 1, wherein each signal voltage  
22      represents one of two values and the signal receivers compare the buffered voltage  
23      and the signal voltages to determine which of the two values is represented by  
24      each signal voltage.  
25

1        17.    An apparatus as recited in claim 1, the reference voltage and the  
2 buffered voltage being subject to similar impedances.

3  
4        18.    An apparatus as recited in claim 1, the reference voltages and signal  
5 voltage being subject to similar impedances, wherein coupled signal noise is  
6 introduced approximately equally in the buffered voltage and the plurality of  
7 pseudo-differential signal voltages, said approximately equal coupled signal noise  
8 being canceled in the evaluation performed by the signal receiver.

9  
10       19.    An integrated circuit comprising:  
11       a reference input that receives a common reference voltage;  
12       a plurality of signal inputs configured to receive pseudo-differential signal  
13 voltages that represent values in terms of relationships between the pseudo-  
14 differential signal voltages and the common reference voltage;

15       a reference buffer that receives the common reference voltage and in  
16 response produces a buffered reference voltage;

17       signal comparators associated respectively with the plurality of pseudo-  
18 differential signal voltages, each signal comparator comparing the buffered  
19 reference voltage and one of the pseudo-differential signal voltages to determine  
20 the value represented by said one of the pseudo-differential signal voltages;

21       wherein the reference and signal inputs have similar impedances, coupled  
22 signal noise being introduced approximately equally in the buffered reference  
23 voltage and the plurality of pseudo-differential signal voltages, said approximately  
24 equal coupled signal noise being canceled in the comparison performed by the  
25 signal comparators.

1  
2       **20.**     An integrated circuit as recited in claim 19, further comprising:  
3       a plurality of signal buffers that receive the pseudo-differential signal  
4 voltages and in response produce buffered signal voltages, wherein each buffered  
5 signal voltage is subject to a signal capacitance;  
6       the buffered reference voltage being subject to a reference capacitance that  
7 is significantly greater than the signal capacitance;  
8       each of the signal buffers having a first electrical current capacity;  
9       the reference buffer having a second electrical current capacity that is  
10 greater than the first electrical current capacity by a ratio equal to the ratio of the  
11 reference capacitance to the signal capacitance.

12  
13       **21.**     An integrated circuit as recited in claim 19, further comprising:  
14       a plurality of signal buffers that receive the pseudo-differential signal  
15 voltages and in response produce buffered signal voltages, wherein each buffered  
16 signal voltage is subject to a signal capacitance;  
17       the buffered reference voltage being subject to a reference capacitance that  
18 is significantly greater than the signal capacitance;  
19       each of the signal buffers having a first electrical current capacity;  
20       the reference buffer having a second electrical current capacity that is  
21 greater than the first electrical current capacity by a ratio equal to the ratio of the  
22 reference capacitance to the signal capacitance; and  
23       wherein the reference buffer and the signal buffers are source-followers.  
24  
25

1        22.    An integrated circuit as recited in claim 19, further comprising:  
2        a plurality of signal buffers that receive the pseudo-differential signal  
3        voltages and in response produce buffered signal voltages for comparison by the  
4        signal comparators.

5  
6        23.    An integrated circuit as recited in claim 19, further comprising:  
7        a plurality of signal buffers that receive the pseudo-differential signal  
8        voltages and in response produce buffered signal voltages;  
9        wherein the reference buffer and the signal buffers are source-followers.

10  
11       24.    An integrated circuit as recited in claim 19, wherein the reference  
12       buffer has a unity gain.

13  
14       25.    An integrated circuit as recited in claim 19, wherein:  
15       the signal inputs have associated input capacitances and inductances that  
16       result in a resonant input frequency;  
17       the reference buffer has a bandwidth that is significantly greater than the  
18       resonant input frequency.

19  
20       26.    An integrated circuit as recited in claim 19, wherein:  
21       the signal input has associated input capacitance and inductance that result  
22       in a resonant input frequency;  
23       the reference buffer has a bandwidth of at least ten times the resonant input  
24       frequency.  
25

1        27.    An integrated circuit as recited in claim 19, wherein each signal  
2 voltage represents one of two values and the signal comparators compare the  
3 buffered reference voltage and the signal voltages to determine which of the two  
4 values is represented by each signal voltage.

5  
6        28.    An integrated circuit as recited in claim 19, the reference and signal  
7 inputs having matching impedances.

8  
9        29.    A system comprising:  
10        a first integrated circuit that transmits a common reference voltage and a  
11 plurality of pseudo-differential signal voltages, wherein the pseudo-differential  
12 signal voltages represent values in terms of relationships between the pseudo-  
13 differential signal voltages and the common reference voltage;

14        a second integrated circuit that receives the common reference voltage and  
15 the plurality of pseudo-differential signal voltages;

16        the second integrated circuit having a reference buffer that receives the  
17 common reference voltage and in response produces a buffered reference voltage;

18        the second integrated circuit having signal comparators associated  
19 respectively with the plurality of pseudo-differential signal voltages, each signal  
20 comparator comparing the buffered reference voltage and a respective one of the  
21 pseudo-differential signal voltages to determine the value represented by said one  
22 of the pseudo-differential signal voltages;

23        wherein the second integrated circuit is configured to introduce  
24 approximately equal coupled signal noise in the buffered reference voltage and the  
25 plurality of pseudo-differential signal voltages, said approximately equal coupled



1 signal noise being canceled in the comparisons performed by the signal  
2 comparators.

3  
4 **30.** A system as recited in claim 29, the second integrated circuit further  
5 comprising:

6 a plurality of signal buffers that receive the pseudo-differential signal  
7 voltages and in response produce buffered signal voltages, wherein each buffered  
8 signal voltage is subject in the second integrated circuit to a signal capacitance;

9 the buffered reference voltage being subject in the second integrated circuit  
10 to a reference capacitance that is significantly greater than the signal capacitance;

11 each of the signal buffers having a first electrical current capacity;

12 the reference buffer having a second electrical current capacity that is  
13 greater than the first electrical current capacity by a ratio equal to the ratio of the  
14 reference capacitance to the signal capacitance.

15  
16 **31.** A system as recited in claim 29, the second integrated circuit further  
17 comprising:

18 a plurality of signal buffers that receive the pseudo-differential signal  
19 voltages and in response produce buffered signal voltages, wherein each buffered  
20 signal voltage is subject in the second integrated circuit to a signal capacitance;

21 the buffered reference voltage being subject in the second integrated circuit  
22 to a reference capacitance that is significantly greater than the signal capacitance;

23 each of the signal buffers having a first electrical current capacity;  
24  
25

1 the reference buffer having a second electrical current capacity that is  
2 greater than the first electrical current capacity by a ratio equal to the ratio of the  
3 reference capacitance to the signal capacitance; and

4 wherein the reference buffer and the signal buffers are source-followers.

5  
6 **32.** A system as recited in claim 29, the second integrated circuit further  
7 comprising:

8 a plurality of signal buffers that receive the pseudo-differential signal  
9 voltages and in response produce buffered signal voltages.

10  
11 **33.** A system as recited in claim 29, the second integrated circuit further  
12 comprising:

13 a plurality of signal buffers that receive the pseudo-differential signal  
14 voltages and in response produce buffered signal voltages;

15 wherein the reference buffer and the signal buffers are source-followers.

16  
17 **34.** A system as recited in claim 29, wherein the reference buffer is a  
18 unity gain amplifier.

19  
20 **35.** A system as recited in claim 29, wherein:  
21 the second integrated circuit has signal inputs that receive the plurality of  
22 signal voltages, the signal inputs having associated input capacitance and  
23 inductance that result in a resonant input frequency;

24 the reference buffer has a bandwidth that is significantly greater than the  
25 resonant input frequency.

1  
2       **36.**     A system as recited in claim 29, wherein:

3             the second integrated circuit has signal inputs that receive the plurality of  
4     signal voltages, the signal inputs having associated input capacitance and  
5     inductance that result in a resonant input frequency;

6             the reference buffer has a bandwidth of at least ten times the resonant input  
7     frequency.  
8

9       **37.**     A system as recited in claim 29, wherein each pseudo-differential  
10    signal voltage represents one of two values and the comparators compare the  
11    buffered reference voltage and the pseudo-differential signal voltages to determine  
12    which of the two values is represented by each pseudo-differential signal voltage.  
13

14       **38.**     A system as recited in claim 29, wherein the second integrated  
15    circuit has signal inputs that receive the pseudo-differential signal voltages and a  
16    reference input that receives the common reference voltage, the reference and  
17    signal inputs having similar impedances.  
18

19       **39.**     A method comprising:

20             receiving a reference voltage;

21             receiving a plurality of signal voltages;

22             producing a buffered voltage based at least in part on the reference voltage;

23             evaluating the buffered voltage and one of the signal voltages to determine  
24     a value represented by said one of the signal voltages.  
25

1       **40.**    A method as recited in claim 39, wherein the evaluating comprises  
2 comparing said one of the signal voltages and the buffered voltage to produce an  
3 output voltage.

4  
5       **41.**    A method as recited in claim 39, wherein the buffered voltage is the  
6 difference between an undistributed reference voltage and a distributed reference  
7 voltage.

8  
9       **42.**    A method as recited in claim 39, wherein the buffered voltage is  
10 proportional to the reference voltage.

11  
12       **43.**    A method as recited in claim 39, wherein the buffered voltage  
13 represents the noise of the signal voltages.

14  
15       **44.**    A method as recited in claim 39, said producing comprising  
16 comparing a distributed reference voltage that is received by the signal receivers  
17 and an undistributed reference voltage that is not received by the signal receivers.

18  
19       **45.**    A method as recited in claim 39, said producing comprising  
20 comparing a distributed reference voltage that is received by the signal receivers  
21 and a undistributed reference voltage that is not received by the signal receivers,  
22 the buffered voltage representing the difference between the undistributed  
23 reference voltage and the distributed reference voltage.

1       **46.**     A method as recited in claim 39, further comprising:  
2       buffering the signal voltages with signal buffers to produce buffered signal  
3       voltages, wherein each buffered signal voltage is subject to a signal capacitance;  
4       said producing the buffered voltage being performed with a reference  
5       buffer, the buffered voltage being subject to a reference capacitance that is  
6       significantly greater than the signal capacitance;  
7       each of the signal buffers having a first electrical current capacity;  
8       the reference buffer having a second electrical current capacity that is  
9       greater than the first electrical current capacity by a ratio equal to the ratio of the  
10      reference capacitance to the signal capacitance.

11  
12      **47.**     A method as recited in claim 39, further comprising:  
13      buffering the signal voltages with source-follower signal buffers to produce  
14      buffered signal voltages, wherein each buffered signal voltage is subject to a  
15      signal capacitance;  
16      said producing the buffered voltage being performed with a source-follower  
17      reference buffer, the buffered voltage being subject to a reference capacitance that  
18      is significantly greater than the signal capacitance;  
19      each of the signal buffers having a first electrical current capacity;  
20      the reference buffer having a second electrical current capacity that is  
21      greater than the first electrical current capacity by a ratio equal to the ratio of the  
22      reference capacitance to the signal capacitance.

23  
24      **48.**     A method as recited in claim 39, further comprising:  
25      buffering the signal voltages to produce buffered signal voltages.

1  
2       **49.**     A method as recited in claim 39, further comprising:  
3       buffering the signal voltages with source-followers to produce buffered  
4       signal voltages.

5  
6       **50.**     A method as recited in claim 39, wherein:  
7       the signal voltages are received by signal inputs having associated input  
8       capacitances and inductances that define a resonant frequency;  
9       producing the buffered voltage with a unity gain buffer having a bandwidth  
10      that is significantly greater than the resonant frequency.

11  
12      **51.**     A method as recited in claim 39, wherein:  
13      the signal voltages are received by signal inputs having associated input  
14      capacitances and inductances that define a resonant input frequency;  
15      producing the buffered voltage with a unity gain buffer having a bandwidth  
16      of at least ten times the resonant input frequency.

17  
18      **52.**     A method as recited in claim 39, wherein:  
19      the reference voltage is received by a reference input;  
20      the signal voltages are received by signal inputs; and  
21      the reference and signal inputs have similar impedances.  
22  
23  
24  
25

1       **53.**    A method as recited in claim 39, further comprising introducing  
2 coupled signal noise approximately equally in the buffered reference voltage and  
3 the plurality of signal voltages, said approximately equal coupled signal noise  
4 being canceled in the comparing.

5  
6       **54.**    An apparatus that uses pseudo-differential voltage signaling,  
7 comprising:

8       signal receivers associated respectively with a plurality of signal voltages;

9       a reference receiver that receives both an undistributed reference voltage  
10 and a distributed reference voltage, wherein the distributed reference voltage is  
11 distributed to the signal receivers and the undistributed reference voltage is not  
12 distributed to the signal receivers;

13       wherein the reference receiver evaluates the undistributed reference voltage  
14 and the distributed reference voltage to produce a buffered voltage that represents  
15 the difference between the undistributed reference voltage and the distributed  
16 reference voltage;

17       wherein an individual signal receiver receives both its associated signal  
18 voltage and the buffered voltage; and

19       wherein said individual signal receiver adjusts its associated signal voltage  
20 by the buffered voltage to produce an output voltage.

21  
22       **55.**    An apparatus as recited in claim 54, wherein said signal receivers  
23 are two-stage receivers.  
24  
25

1       **56.**    An apparatus as recited in claim 54, wherein said signal receivers  
2 are two-stage receivers, the second stage of the receivers adjusting the signal  
3 voltages.

4  
5       **57.**    An apparatus as recited in claim 54, wherein the buffered voltage  
6 represents the noise of the signal voltages relative to the undistributed reference  
7 voltage.

8  
9       **58.**    An apparatus as recited in claim 54, wherein the buffered voltage is  
10 a differential voltage.

11  
12       **59.**    An integrated circuit that uses pseudo-differential voltage signaling,  
13 comprising:

14       two-stage receivers associated respectively with a plurality of signal  
15 voltages;

16       a reference receiver that receives both an undistributed reference voltage  
17 and a distributed reference voltage, wherein the distributed reference voltage is  
18 distributed to the signal receivers and the undistributed reference voltage is not  
19 distributed to the signal receivers;

20       wherein the reference receiver compares the undistributed reference voltage  
21 and the distributed reference voltage to produce a buffered voltage that represents  
22 the difference between the undistributed reference voltage and the distributed  
23 reference voltage;



1 wherein the first stage of an individual signal receiver compares its  
2 associated signal voltage to the distributed reference voltage to produce a voltage  
3 differential signal; and

4 wherein the second stage of said individual two-stage receiver adjusts the  
5 voltage differential signal by the buffered voltage to produce an output voltage.

6  
7 **60.** An apparatus as recited in claim 59, the two-stage receiver has an  
8 input impedance similar to that of the reference receiver.

9  
10 **61.** An apparatus as recited in claim 59, wherein the buffered voltage  
11 represents the noise of the signal voltages relative to the undistributed reference  
12 voltage.

13  
14 **62.** An apparatus as recited in claim 59, wherein the buffered voltage is  
15 a differential voltage.

16  
17 **63.** A system comprising:  
18 a first integrated circuit that transmits a common reference voltage and a  
19 plurality of pseudo-differential signal voltages, wherein the pseudo-differential  
20 signal voltages represent values in terms of relationships between the pseudo-  
21 differential signal voltages and the common reference voltage;

22 a second integrated circuit that receives the common reference voltage and  
23 the plurality of pseudo-differential signal voltages;

24 the second integrated circuit having a reference receiver that receives the  
25 common reference voltage and in response produces a buffered voltage;

1 the second integrated circuit having two-stage signal receivers associated  
2 respectively with the plurality of pseudo-differential signal voltages, each two-  
3 stage signal receiver adjusting one of the pseudo-differential signal voltages by the  
4 buffered voltage to produce an output voltage.

5  
6 64. A system as recited in claim 63, wherein each two-stage signal  
7 receiver has an input impedance similar to that of the reference receiver.

8  
9 65. A system as recited in claim 63, wherein:  
10 the reference receiver compares a distributed common reference voltage to  
11 an undistributed common reference voltage to produce the buffered voltage;

12 the first stage of an individual two-stage signal receiver compares its  
13 associated pseudo-differential signal voltage to a distributed reference voltage to  
14 produce a voltage differential signal; and

15 the second stage of said individual two-stage signal receiver adjusts the  
16 voltage differential signal by the buffered voltage to produce an output voltage.

17  
18 66. A system as recited in claim 63, wherein the buffered voltage  
19 represents the noise of the signal voltages.

20  
21 67. A system as recited in claim 63, wherein the buffered voltage is a  
22 differential voltage.  
23  
24  
25